
GATE
DELAY_CV
ATTACK_CV
DECAY_CV
MPC_1
D1
5V1
R1
10k
ATMEGA328P
RESET
PC6(/RESET)
PC0(ADC0)
PC1(ADC1)
PC2(ADC2)
PC3(ADC3)
PC4(ADC4/SDA)
PC5(ADC5/SCL)
GND
AREF
AVCC
PB6(XTAL1/TOSC1)
PB7(XTAL2/TOSC2)
PD0(RXD)
PD1(TXD)
PD2(INT0)
PD3(INT1)
PD4(XCK/T0)
PD5(T1)
PD6(AIN0)
PD7(AIN1)
PB0(ICP)
PB1(OC1A)
PB2(SS/OC1B)
PB3(MOSI/OC2)
PB4(MISO)
PB5(SCK)
IC2
C1
100n
C2
22p
C3
22p
20Mhz
G1
C4
100n
WN1
ISP
TL062
IC1A
IC1B
IC3B
IC3C
IC3D
IC3A
MCP6004
R2
R3
R4
R5
R6
R7
R8
R9
R10
1k
10k
DELAY_CV
ATTACK_CV
RELEASE_CV
LED/OUT Release
LED/OUT Attack
LED/OUT Delay
EOC
OUT
MPC_2
IC4A
IC4B
LowPass
R11
1M
R14
33k
R15
33k
C7
1n
C10
1n
IC5
LM317L
IN
OUT
ADJ
R12
220
R13
250
C5
10u
C6
100n
IC6
78L05
VI
VO
C8
10u
C9
100n
IC7
MCP4921
/CS
SCK
SDI
/LDAC
VREF
VDD
OUT
AVSS
CS
SCK
MOSI
C12
100n
IC8
REF02
OPT
TRM
V+
C11
100n
CON-1
+12V
GND
-12V
C14
C15
C16
C17
C18
C19
100n
100u
IC4_PWR
IC1_PWR
IC3_PWR
MPC_3
(c) Harald Antes 2023
All rights reserved
Free for privat use
www.haraldswerk.de
V 1.1.0-B
DAR_ENV_110_B
09.05.23 18:26
Sheet: 1/1